



Systems Architecture

The Central Processing Unit

The Computer System



CPU Structure



CPU Registers

Internal Registers		Condition Flags	
PC	Program Counter	C	Carry
IR	Instruction Register	Z	Zero
MAR	Memory Address Register	N	Negative
MBR	Memory Buffer Register	V	Overflow
CPSR	Current Processor Status Register		
Internal Devices		User Registers	
ALU	Arithmetic Logic Unit	R_n	Register n
CU	Control Unit		$n = 0 \dots 15$
M	Memory Store	SP	Stack Pointer
MMU	Mem Management Unit	LR	Link Register

Note that each CPU has a different set of User Registers

Current Process Status Register

- Holds a number of status *flags*:
 - N** True if result of last operation is Negative
 - Z** True if result of last operation was Zero or equal
 - C** True if an unsigned borrow (Carry over) occurred
Value of last bit shifted
 - V** True if a signed borrow (overflow) occurred
- Current execution *mode*:
 - User Normal “user” program execution mode
 - System Privileged operating system tasks
Some operations can only be performed in a System mode

Register Transfer Language

NAME	Value of register or unit	
\leftarrow	Transfer of data	$\text{MAR} \leftarrow \text{PC}$
$x:$	Guard, only if x true	$\langle cc \rangle: \text{MAR} \leftarrow \text{PC}$
$(field)$	Specific <i>field</i> of unit (<i>name</i>), bit (<i>n</i>) or range (<i>n:m</i>)	$\text{ALU}(\text{C}) \leftarrow 1$ $\text{R0} \leftarrow \text{MBR}(0:7)$
$\text{R}n$	User Register <i>n</i>	$\text{R0} \leftarrow \text{MBR}$
<i>num</i>	Decimal number	$\text{R0} \leftarrow 128$
<i>2_num</i>	Binary number	$\text{R1} \leftarrow 2_0100\ 0001$
<i>0xnum</i>	Hexadecimal number	$\text{R2} \leftarrow 0x40$
$\text{M}(addr)$	Memory Access (<i>addr</i>)	$\text{MBR} \leftarrow \text{M}(\text{MAR})$
$\text{IR}(field)$	Specified <i>field</i> of IR	$\text{CU} \leftarrow \text{IR}(\text{op-code})$
$\text{ALU}(field)$	Specified <i>field</i> of the Arithmetic and Logic Unit	$\text{ALU}(\text{C}) \leftarrow 1$

Control Unit

- Controls operation of CPU
- Decodes op-code field of IR
- Two methods of implementation:

Microcode:

- Fairly slow
- Easy to design
- Very flexible

Random Logic:

- Very fast
- Difficult to design
- Fixed design

Control Unit Implementation

- **Microcode**

- CPU within a CPU

- Execute RTL-like microinstructions

- op-code is pointer to microcode program

- Has own microprogram ROM and CU

- microCU implemented in random logic

- **Random Logic**

- Not Random rather different for each design

- op-code decoded directly by boolean logic

- All CPU control via boolean logic using control, data, and address busses

Assembler Code Terminology

<i>Mnemonic</i>						
<i>Label</i>	<i>/ Directive</i>	<i>Operands</i>	<i>Comment</i>			
<i>Main</i>	<i>MOV</i>	<i>r0, #0</i>	<i>; move 0 into R0</i>			
<i>label</i>	Give a name to the location of the instruction					
<i>mnemonic</i>	Human readable name given to an instruction MOV (Move) or LDR (Load Register)					
<i>operands</i>	Arguments for a given instruction <i>effective address</i> (Data or Memory)					
<i>directive</i>	Instructions to the assembler END (End of program source)					

Fetch / Execute Cycle

To perform a function the CPU must first *fetch* the instruction from the main store before it can *execute* it.

For the instruction `adds r0, r1, #2` the CPU would execute:

FETCH	$MAR \leftarrow PC$	move contents of PC to MAR
	$PC \leftarrow PC + 4$	increment contents of PC
	$MBR \leftarrow M(MAR)$	read instruction from memory
	$IR \leftarrow MBR$	move instruction to IR
	$CU \leftarrow IR(\text{op-code})$	move op-code from IR to CU
EXECUTE	$ALU(0) \leftarrow R1$	load ALU from R1
	$ALU(1) \leftarrow IR(\text{op2})$	load ALU from second operand
	$ALU(\text{cmd}) \leftarrow \text{add}$	ask ALU to add values
	$R0 \leftarrow ALU(\text{ans})$	copy answer to R0
	$\langle S \rangle: CPSR \leftarrow ALU(\text{flags})$	copy flags to PSR

Instruction Format

- All instructions include an operation code (op-code) field
- Instructions fall into different “groups”
- Each group of instructions has a different format
- Instructions groupings in order of use:

Data Movement	45.28%	Logical	3.91%
Flow Control	28.73%	Shift	2.92%
Arithmetic	10.75%	Bit Manipulation	2.05%
Compare	5.92%	I/O & Others	0.44%